Sciweavers

1728 search results - page 91 / 346
» The Size of Power Automata
Sort
View
DAC
2003
ACM
16 years 7 months ago
Clock-tree power optimization based on RTL clock-gating
As power consumption of the clock tree in modern VLSI designs tends to dominate, measures must be taken to keep it under control. This paper introduces an approach for reducing cl...
Monica Donno, Alessandro Ivaldi, Luca Benini, Enri...
SEUS
2007
IEEE
16 years 19 days ago
Event-Driven Power Management for Wireless Sensor Networks
In this paper we propose event-driven power management techniques for wireless sensor networks. To accomplish this we model a sensor network application as a set of application-spe...
Sang Hoon Lee, Byong-Ha Cho, Lynn Choi, Sun-Joong ...
ISLPED
2006
ACM
103views Hardware» more  ISLPED 2006»
16 years 9 days ago
Low power light-weight embedded systems
Light-weight embedded systems are now gaining more popularity due to the recent technological advances in fabrication that have resulted in more powerful tiny processors with grea...
Majid Sarrafzadeh, Foad Dabiri, Roozbeh Jafari, Ta...
ISLPED
2005
ACM
108views Hardware» more  ISLPED 2005»
15 years 12 months ago
Replacing global wires with an on-chip network: a power analysis
This paper explores the power implications of replacing global chip wires with an on-chip network. We optimize network links by varying repeater spacing, link pipelining, and volt...
Seongmoo Heo, Krste Asanovic
PATMOS
2004
Springer
15 years 11 months ago
Sleepy Stack Reduction of Leakage Power
Leakage power consumption of current CMOS technology is already a great challenge. ITRS projects that leakage power consumption may come to dominate total chip power consumption as...
Jun-Cheol Park, Vincent John Mooney III, Philipp P...