An improved pass transistor synthesis method for low power, high speed CMOS circuits

15 years 10 months ago

Download www.cs.york.ac.uk

×ÝÒØ × × Ñ Ø Ó ÓÖ Ò Ö Ø Ò Ý Ö Ô ×× Ø Ö Ù Ø× × ÔÖ × ÒØ º Ì × Ö Ù Ø× ÓÑ Ò ØÙÖ × ÖÓÑ ÓØ ÓÑÔÐ Ñ ÒØ ÖÝ ÅÇË Ò Ô ×× Ø × Ö Ø ØÙÖ ×º Ì × ÑÙÐ Ø ÓÒ Ö ×ÙÐØ× Ù× Ò ¼º Ñ Ø ÒÓÐÓ Ý × ÓÛ Ø Ø Ö¹ Ù Ø× ×ÝÒØ × Þ ÓÖ Ò ØÓ Ø ÔÖÓÔÓ× Ñ Ø Ó Ñ Ý Ú × Ò ¬ ÒØ ÑÔÖÓÚ Ñ ÒØ× Ò Ø ÖÑ× Ó Ö ¸ ÔÓÛ Ö Ò Ð Ý ÓÚ Ö ØÖ Ø ÓÒ Ð ÙÐÐ ×Û Ò Ô ×× ØÖ Ò× ×ØÓÖ ÐÓ Ò ÓÑÔÐ Ñ ÒØ ÖÝ ÅÇËº

Tudor Vinereanu, Sverre Lidholm

Real-time Traffic

Hardware | ISLPED 2000 |

claim paper

» Prioritized Prime Implicant Patterns Puzzle for Novel Logic Synthesis and Optimization

» Delay modeling and static timing analysis for MTCMOS circuits

» New NonVolatile Memory Structures for FPGA Architectures

Post Info
More Details (n/a)

Added	01 Aug 2010
Updated	01 Aug 2010
Type	Conference
Year	2000
Where	ISLPED
Authors	Tudor Vinereanu, Sverre Lidholm

Comments (0)

Sciweavers

An improved pass transistor synthesis method for low power, high speed CMOS circuits

Hardware | ISLPED 2000 |

Explore & Download

Productivity Tools

Sciweavers