Sciweavers

3059 search results - page 272 / 612
» with Wide Functional Units
Sort
View
169
Voted
DATE
2007
IEEE
83views Hardware» more  DATE 2007»
16 years 1 months ago
High-level test synthesis for delay fault testability
A high-level test synthesis (HLTS) method targeted for delay fault testability is presented. The proposed method, when combined with hierarchical test pattern generation for embed...
Sying-Jyan Wang, Tung-Hua Yeh
ECRTS
2007
IEEE
16 years 1 months ago
Predictable Paging in Real-Time Systems: A Compiler Approach
Conventionally, the use of virtual memory in real-time systems has been avoided, the main reason being the difficulties it provides to timing analysis. However, there is a trend ...
Isabelle Puaut, Damien Hardy
ICRA
2007
IEEE
146views Robotics» more  ICRA 2007»
16 years 1 months ago
Inertial Navigation Aided by Monocular Camera Observations of Unknown Features
Abstract— This paper presents an algorithm which can effectively constrain inertial navigation drift using monocular camera data. It is capable of operating in unknown and large ...
Michael George, Salah Sukkarieh
IEEESCC
2007
IEEE
16 years 1 months ago
Development of NeuronBank: A Federation of Customizable Knowledge Bases of Neuronal Circuitry
Knowledge of neuronal circuitry is foundational to the neurosciences, but no tools have been developed for cataloguing this knowledge. Part of the problem is that the concepts use...
Robert J. Calin-Jageman, Akshaye Dhawan, Hong Yang...
IOLTS
2007
IEEE
124views Hardware» more  IOLTS 2007»
16 years 1 months ago
On-Line Self-Healing of Circuits Implemented on Reconfigurable FPGAs
i To boost logic density and reduce per unit power consumption SRAM-based FPGAs manufacturers adopted nanometric technologies. However, this technology is highly vulnerable to radi...
Manuel G. Gericota, Luís F. Lemos, Gustavo ...