A high-level test synthesis (HLTS) method targeted for delay fault testability is presented. The proposed method, when combined with hierarchical test pattern generation for embed...
Conventionally, the use of virtual memory in real-time systems has been avoided, the main reason being the difficulties it provides to timing analysis. However, there is a trend ...
Abstract— This paper presents an algorithm which can effectively constrain inertial navigation drift using monocular camera data. It is capable of operating in unknown and large ...
Knowledge of neuronal circuitry is foundational to the neurosciences, but no tools have been developed for cataloguing this knowledge. Part of the problem is that the concepts use...
Robert J. Calin-Jageman, Akshaye Dhawan, Hong Yang...
i To boost logic density and reduce per unit power consumption SRAM-based FPGAs manufacturers adopted nanometric technologies. However, this technology is highly vulnerable to radi...