—Quasi Delay Insensitive asynchronous logic is a very robust system allowing safe implementations while requiring minimal timing assumptions. Unfortunately the design methodologi...
– A low power all-digital phase locked-loop (ADPLL) in a 0.13um CMOS process is presented. The pulse-based digitally controlled oscillator (PB-DCO) performs a high resolution and...
Abstract—The component-based and service-oriented development have become commonly used techniques for building high quality, evolvable, large systems in a timely and affordable ...
We prove that the problem of computing an Arrow-Debreu market equilibrium is PPAD-complete even when all traders use additively separable, piecewise-linear and concave utility fun...
Abstract— Fairness index among competing hosts in communication networks is an important system measurement. Several fairness index measurements have been proposed in the technic...