Sciweavers

4041 search results - page 293 / 809
» time 2009
Sort
View
DDECS
2009
IEEE
106views Hardware» more  DDECS 2009»
16 years 1 months ago
Forward and backward guarding in early output logic
—Quasi Delay Insensitive asynchronous logic is a very robust system allowing safe implementations while requiring minimal timing assumptions. Unfortunately the design methodologi...
Charlie Brej, Doug Edwards
145
Voted
DDECS
2009
IEEE
111views Hardware» more  DDECS 2009»
16 years 1 months ago
0.5V 160-MHz 260uW all digital phase-locked loop
– A low power all-digital phase locked-loop (ADPLL) in a 0.13um CMOS process is presented. The pulse-based digitally controlled oscillator (PB-DCO) performs a high resolution and...
Jen-Chieh Liu, Hong-Yi Huang, Wei-Bin Yang, Kuo-Hs...
EUROMICRO
2009
IEEE
16 years 1 months ago
Bridging the Component-Based and Service-Oriented Worlds
Abstract—The component-based and service-oriented development have become commonly used techniques for building high quality, evolvable, large systems in a timely and affordable ...
Karel Masek, Petr Hnetynka, Tomás Bures
FOCS
2009
IEEE
16 years 1 months ago
Settling the Complexity of Arrow-Debreu Equilibria in Markets with Additively Separable Utilities
We prove that the problem of computing an Arrow-Debreu market equilibrium is PPAD-complete even when all traders use additively separable, piecewise-linear and concave utility fun...
Xi Chen, Decheng Dai, Ye Du, Shang-Hua Teng
GLOBECOM
2009
IEEE
16 years 1 months ago
Fairness Index Based on Variational Distance
Abstract— Fairness index among competing hosts in communication networks is an important system measurement. Several fairness index measurements have been proposed in the technic...
Jing Deng, Yunghsiang S. Han, Ben Liang