22018 search results - page 4069 / 4404 » or 2004 |
168
click to vote
ISLPED
2004
ACM
16 years 6 days ago
2004
ACM
The need to perform early design studies that combine architectural simulation with power estimation has become critical as power has become a design constraint whose importance h...
186
click to vote
ISLPED
2004
ACM
16 years 6 days ago
2004
ACM
While set-associative caches incur fewer misses than directmapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are p...
207
click to vote
ISPD
2004
ACM
16 years 6 days ago
2004
ACM
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
197
Voted
ISPD
2004
ACM
16 years 6 days ago
2004
ACM
VLSI placement tools usually work in two steps: First, the cells that have to be placed are roughly spread out over the chip area ignoring disjointness (global placement). Then, i...
171
click to vote
ISPD
2004
ACM
16 years 6 days ago
2004
ACM
Automated cell placement is a critical problem in VLSI physical design. New analytical placement methods that simultaneously spread cells and optimize wirelength have recently rec...