41472 search results - page 7841 / 8295 » is 2006 |
184
click to vote
ISCA
2006
IEEE
16 years 1 months ago
2006
IEEE
Long interconnects are becoming an increasingly important problem from both power and performance perspectives. This motivates designers to adopt on-chip network-based communicati...
174
click to vote
ISCA
2006
IEEE
16 years 1 months ago
2006
IEEE
Transactional Memory (TM) simplifies parallel programming by allowing for parallel execution of atomic tasks. Thus far, TM systems have focused on implementing transactional stat...
230
click to vote
ISCA
2006
IEEE
16 years 1 months ago
2006
IEEE
Performance loss due to long-latency memory accesses can be reduced by servicing multiple memory accesses concurrently. The notion of generating and servicing long-latency cache m...
191
click to vote
ISCA
2006
IEEE
16 years 1 months ago
2006
IEEE
RAID architectures have been used for more than two decades to recover data upon disk failures. Disk failure is just one of the many causes of damaged data. Data can be damaged by...
191
click to vote
ISCA
2006
IEEE
16 years 1 months ago
2006
IEEE
Level one cache normally resides on a processor’s critical path, which determines the clock frequency. Directmapped caches exhibit fast access time but poor hit rates compared w...