85 search results - page 13 / 17 » Worst Cases and Lattice Reduction |
170
click to vote
TVLSI
2008
15 years 5 months ago
2008
Abstract--Technology scaling in the nanometer era has increased the transistor's susceptibility to process variations. The effects of such variations are having a huge impact ...
141
click to vote
ASPDAC
2006
ACM
16 years 12 hour ago
2006
ACM
Extensive research has proposed the use of multiple on-die power supplies (VDD) for reducing power consumption in CMOS circuits. We present a detailed study and design techniques ...
176
click to vote
BIRTHDAY
2008
Springer
15 years 8 months ago
2008
Springer
The paper is an overview of a recently developed compilation data structure for graphical models, with specific application to constraint networks. The AND/OR Multi-Valued Decision...
154
click to vote
SIROCCO
2004
15 years 7 months ago
2004
Path Layout is a fundamental graph problem in label switching protocols. This problem is raised in various protocols such as the traditional ATM protocol and MPLS which is a new l...
137
click to vote
IJPP
2007
15 years 6 months ago
2007
As feature sizes shrink, transient failures of on-chip network links become a critical problem. At the same time, many applications require guarantees on both message arrival prob...