1093 search results - page 127 / 219 » Verifying VLSI Circuits |
147
click to vote
SBCCI
2004
ACM
15 years 11 months ago
2004
ACM
This paper presents a design methodology for RF CMOS Low Noise Amplifiers (LNA). This methodology uses a current–based MOSFET model, which allows a detailed analysis of an LNA f...
165
click to vote
ISMVL
2003
IEEE
15 years 11 months ago
2003
IEEE
A new multiple-valued current-mode (MVCM) integrated circuit based on dynamic source-coupled logic (SCL) is proposed for low-power VLSI applications. The use of a precharge-evalua...
165
click to vote
VTS
2002
IEEE
15 years 11 months ago
2002
IEEE
Fault diagnosis is to predict the potential fault sites in a logic IC. In this paper, we particularly address the problem of diagnosing faults that exhibit the so-called Byzantine...
141
click to vote
ISLPED
2000
ACM
15 years 10 months ago
2000
ACM
Recovering and reusing circuit energies that would otherwise be dissipated as heat can reduce the power dissipated by a VLSI chip. To accomplish this requires a power source that ...
205
click to vote
EVOW
1999
Springer
15 years 10 months ago
1999
Springer
A technique is proposed to reduce the peak power consumption of sequential circuits during test pattern application. High-speed computation intensive VLSI systems, as telecommunica...