Sciweavers

32032 search results - page 6151 / 6407
» Verified programming in Guru
Sort
View
INFOCOM
2002
IEEE
15 years 11 months ago
Distributed Partial Information Management (DPIM) Schemes for Survivable Networks - Part I
—This paper describes a novel framework, called Distributed Partial Information Management (or DPIM). It addresses several major challenges in achieving efficient shared path pr...
Chunming Qiao, Dahai Xu
ISCA
2002
IEEE
91views Hardware» more  ISCA 2002»
15 years 11 months ago
Slack: Maximizing Performance Under Technological Constraints
Many emerging processor microarchitectures seek to manage technological constraints (e.g., wire delay, power, and circuit complexity) by resorting to nonuniform designs that provi...
Brian A. Fields, Rastislav Bodík, Mark D. H...
ISCA
2002
IEEE
93views Hardware» more  ISCA 2002»
15 years 11 months ago
Transient-Fault Recovery Using Simultaneous Multithreading
We propose a scheme for transient-fault recovery called Simultaneously and Redundantly Threaded processors with Recovery (SRTR) that enhances a previously proposed scheme for tran...
T. N. Vijaykumar, Irith Pomeranz, Karl Cheng
201
Voted
ISMAR
2002
IEEE
15 years 11 months ago
Augmented Chemistry: An Interactive Educational Workbench
This system paper reports on some of the advantages tangible interaction can bring to chemistry education. The paper describes the realisation of an in-house designed Tangible Use...
Morten Fjeld, Benedikt M. Voegtli
MICRO
2002
IEEE
131views Hardware» more  MICRO 2002»
15 years 11 months ago
Pointer cache assisted prefetching
Data prefetching effectively reduces the negative effects of long load latencies on the performance of modern processors. Hardware prefetchers employ hardware structures to predic...
Jamison D. Collins, Suleyman Sair, Brad Calder, De...
« Prev « First page 6151 / 6407 Last » Next »