Sciweavers

4062 search results - page 602 / 813
» Using Performance Models to Dynamically Control E-Business P...
Sort
View
FPGA
2005
ACM
97views FPGA» more  FPGA 2005»
16 years 1 days ago
Techniques for synthesizing binaries to an advanced register/memory structure
Recent works demonstrate several benefits of synthesizing software binaries onto FPGA hardware, including incorporating hardware design into established software tool flows with m...
Greg Stitt, Zhi Guo, Walid A. Najjar, Frank Vahid
INDIASE
2009
ACM
16 years 1 months ago
Instant multi-tier web applications without tears
We describe how development productivity for multi-tier webbased database ‘forms’ oriented applications can be significantly improved using ‘InstantApps’, an interpretive ...
Gautam Shroff, Puneet Agarwal, Premkumar T. Devanb...
HICSS
2009
IEEE
97views Biometrics» more  HICSS 2009»
16 years 1 months ago
Understanding Coordination in IT Project-Based Environments: An Examination of Team Cognition and Virtual Team Efficacy
Research has demonstrated how successful coordination can lead to greater organizational performance. In information technology (IT) projectbased environments, coordinating the kn...
Mark Keith, Haluk Demirkan, Michael Goul
JPDC
2010
106views more  JPDC 2010»
15 years 5 months ago
Feedback-directed page placement for ccNUMA via hardware-generated memory traces
Non-uniform memory architectures with cache coherence (ccNUMA) are becoming increasingly common, not just for large-scale high performance platforms but also in the context of mul...
Jaydeep Marathe, Vivek Thakkar, Frank Mueller
MICRO
2010
IEEE
153views Hardware» more  MICRO 2010»
15 years 4 months ago
Throughput-Effective On-Chip Networks for Manycore Accelerators
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
Ali Bakhoda, John Kim, Tor M. Aamodt