Sciweavers

17505 search results - page 3188 / 3501
» Use Cases as Workflows
Sort
View
ISCA
1997
IEEE
135views Hardware» more  ISCA 1997»
15 years 11 months ago
The Design and Analysis of a Cache Architecture for Texture Mapping
The effectiveness of texture mapping in enhancing the realism of computer generated imagery has made support for real-time texture mapping a critical part of graphics pipelines. D...
Ziyad S. Hakura, Anoop Gupta
SIGMETRICS
1997
ACM
153views Hardware» more  SIGMETRICS 1997»
15 years 11 months ago
Queue Management for Explicit Rate Based Congestion Control
Rate based congestion control has been considered desirable, both to deal with the high bandwidth-delay products of today's high speed networks, and to match the needs of eme...
Qingming Ma, K. K. Ramakrishnan
SIGMETRICS
1997
ACM
111views Hardware» more  SIGMETRICS 1997»
15 years 11 months ago
Cache Behavior of Network Protocols
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
Erich M. Nahum, David J. Yates, James F. Kurose, D...
AGENTS
1997
Springer
15 years 10 months ago
A Scalable Comparison-Shopping Agent for the World-Wide Web
The World-Wide-Web is less agent-friendly than we might hope. Most information on the Web is presented in loosely structured natural language text with no agent-readable semantics...
Robert B. Doorenbos, Oren Etzioni, Daniel S. Weld
ISCA
1996
IEEE
126views Hardware» more  ISCA 1996»
15 years 10 months ago
Memory Bandwidth Limitations of Future Microprocessors
This paper makes the case that pin bandwidth will be a critical consideration for future microprocessors. We show that many of the techniques used to tolerate growing memory laten...
Doug Burger, James R. Goodman, Alain Kägi
« Prev « First page 3188 / 3501 Last » Next »