Sciweavers

1240 search results - page 134 / 248
» Trusted Design in FPGAs
Sort
View
CHI
2008
ACM
16 years 6 months ago
Human-Currency Interaction: learning from virtual currency use in China
What happens when the domains of HCI design and money intersect? This paper presents analyses from an ethnographic study of virtual currency use in China to discuss implications f...
Scott D. Mainwaring, Yang Wang 0005
FPGA
2009
ACM
148views FPGA» more  FPGA 2009»
16 years 1 months ago
SmartOpt: an industrial strength framework for logic synthesis
In recent years, the maximum logic capacity of each successive FPGA family has been increasing by more than 50%, which motivates scalable solutions. Meanwhile, academic research i...
Stephen Jang, Dennis Wu, Mark Jarvin, Billy Chan, ...
HOST
2009
IEEE
16 years 1 months ago
Secure IP-Block Distribution for Hardware Devices
—EDA vendors have proposed a standard for the sharing of IP among vendors to be used in the design and development of IP for FPGAs. Although, we do not propose any attacks, we sh...
Jorge Guajardo, Tim Güneysu, Sandeep S. Kumar...
ISVLSI
2008
IEEE
156views VLSI» more  ISVLSI 2008»
16 years 24 days ago
Characterisation of FPGA Clock Variability
As integrated circuits are scaled down it becomes difficult to maintain uniformity in process parameters across each individual die. The resulting performance variation requires ...
N. Pete Sedcole, Justin S. Wong, Peter Y. K. Cheun...
AHS
2006
IEEE
86views Hardware» more  AHS 2006»
16 years 14 days ago
An Efficient Technique for Preventing Single Event Disruptions in Synchronous and Reconfigurable Architectures
This paper presents a unique SEU (single Event Upset) mitigation technique based upon Temporal Data Sampling for synchronous circuits and configuration bit storage for programmabl...
Sajid Baloch, Tughrul Arslan, Adrian Stoica