Sciweavers

10462 search results - page 1877 / 2093
» Toward the
Sort
View
ISPASS
2008
IEEE
16 years 29 days ago
Configurational Workload Characterization
Although the best processor design for executing a specific workload does depend on the characteristics of the workload, it can not be determined without factoring-in the effect o...
Hashem Hashemi Najaf-abadi, Eric Rotenberg
MICRO
2008
IEEE
131views Hardware» more  MICRO 2008»
16 years 29 days ago
Token flow control
As companies move towards many-core chips, an efficient onchip communication fabric to connect these cores assumes critical importance. To address limitations to wire delay scala...
Amit Kumar 0002, Li-Shiuan Peh, Niraj K. Jha
MICRO
2008
IEEE
139views Hardware» more  MICRO 2008»
16 years 29 days ago
Adaptive data compression for high-performance low-power on-chip networks
With the recent design shift towards increasing the number of processing elements in a chip, high-bandwidth support in on-chip interconnect is essential for low-latency communicat...
Yuho Jin, Ki Hwan Yum, Eun Jung Kim
MICRO
2008
IEEE
119views Hardware» more  MICRO 2008»
16 years 29 days ago
The StageNet fabric for constructing resilient multicore systems
Scaling of CMOS feature size has long been a source of dramatic performance gains. However, the reduction in voltage levels has not been able to match this rate of scaling, leadin...
Shantanu Gupta, Shuguang Feng, Amin Ansari, Jason ...
MICRO
2008
IEEE
72views Hardware» more  MICRO 2008»
16 years 29 days ago
Low-power, high-performance analog neural branch prediction
Shrinking transistor sizes and a trend toward low-power processors have caused increased leakage, high per-device variation and a larger number of hard and soft errors. Maintainin...
Renée St. Amant, Daniel A. Jiménez, ...
« Prev « First page 1877 / 2093 Last » Next »