Sciweavers

4164 search results - page 530 / 833
» Timing model reduction for hierarchical timing analysis
Sort
View
ISLPED
2010
ACM
169views Hardware» more  ISLPED 2010»
15 years 4 months ago
Distributed DVFS using rationally-related frequencies and discrete voltage levels
Abstract--As a replacement for the fast-fading GloballySynchronous model, we have defined a flexible design style called GRLS, for Globally-Ratiochronous, Locally-Synchronous, whic...
Jean-Michel Chabloz, Ahmed Hemani
TOG
2012
170views Communications» more  TOG 2012»
13 years 9 months ago
Interactive editing of deformable simulations
We present an interactive animation editor for complex deformable object animations. Given an existing animation, the artist directly manipulates the deformable body at any time f...
Jernej Barbic, Funshing Sin, Eitan Grinspun
QUESTA
2006
49views more  QUESTA 2006»
15 years 6 months ago
A survey on discriminatory processor sharing
The Discriminatory Processor Sharing (DPS) model is a multi-class generalization of the egalitarian Processor Sharing model. In the DPS model all jobs present in the system are se...
Eitan Altman, Konstantin Avrachenkov, Urtzi Ayesta
JSW
2007
126views more  JSW 2007»
15 years 6 months ago
Supporting UML Sequence Diagrams with a Processor Net Approach
— UML sequence diagrams focus on the interaction between different classes. For distributed real time transaction processing it is possible to end up with complex sequence diagra...
Tony Spiteri Staines
PLDI
1997
ACM
15 years 11 months ago
Incremental Analysis of real Programming Languages
A major research goal for compilers and environments is the automatic derivation of tools from formal specifications. However, the formal model of the language is often inadequat...
Tim A. Wagner, Susan L. Graham