Sciweavers

4164 search results - page 218 / 833
» Timing model reduction for hierarchical timing analysis
Sort
View
ICCAD
2003
IEEE
195views Hardware» more  ICCAD 2003»
15 years 12 months ago
Vectorless Analysis of Supply Noise Induced Delay Variation
The impact of power supply integrity on a design has become a critical issue, not only for functional verification, but also for performance verification. Traditional analysis has...
Sanjay Pant, David Blaauw, Vladimir Zolotov, Savit...
DAC
2002
ACM
16 years 7 months ago
Petri net modeling of gate and interconnect delays for power estimation
In this paper, a new type of Petri net called Hierarchical Colored Hardware Petri net, to model real-delay switching activity for power estimation is proposed. The logic circuit i...
Ashok K. Murugavel, N. Ranganathan
CSMR
2008
IEEE
16 years 1 months ago
Trend Analysis and Issue Prediction in Large-Scale Open Source Systems
Effort to evolve and maintain a software system is likely to vary depending on the amount and frequency of change requests. This paper proposes to model change requests as time se...
Bénédicte Kenmei, Giuliano Antoniol,...
WSC
2007
15 years 9 months ago
An analysis of tool capabilities in the photolithography area of an ASIC fab
Photolithography is generally regarded as the most constraining element in semiconductor manufacturing. This is primarily attributable to the high capital investment and extensive...
P. J. Byrne, Cathal Heavey, Kamil Erkan Kabak
CIARP
2009
Springer
16 years 1 months ago
Analysis of the GRNs Inference by Using Tsallis Entropy and a Feature Selection Approach
Abstract. An important problem in the bioinformatics field is to understand how genes are regulated and interact through gene networks. This knowledge can be helpful for many appl...
Fabrício Martins Lopes, Evaldo A. de Olivei...