4798 search results - page 693 / 960 » Time to change |
187
Voted
MICRO
2007
IEEE
16 years 28 days ago
2007
IEEE
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processo...
148
click to vote
MICRO
2007
IEEE
16 years 28 days ago
2007
IEEE
Parameter variation is detrimental to a processor’s frequency and leakage power. One proposed technique to mitigate it is Fine-Grain Body Biasing (FGBB), where different parts o...
165
click to vote
MICRO
2007
IEEE
16 years 28 days ago
2007
IEEE
Technology scaling, characterized by decreasing feature size, thinning gate oxide, and non-ideal voltage scaling, will become a major hindrance to microprocessor reliability in fu...
180
click to vote
NCA
2007
IEEE
16 years 28 days ago
2007
IEEE
Developing middleware services for dynamic distributed systems, e.g., ad-hoc networks, is a challenging task given that such services deal with dynamically changing membership and...
205
click to vote
SASO
2007
IEEE
16 years 28 days ago
2007
IEEE
Self-adapting systems based on multiple concurrent applications must decide how to allocate scarce resources to applications and how to set the quality parameters of each applicat...