Sciweavers

6111 search results - page 965 / 1223
» Time, Hardware, and Uniformity
Sort
View
IPPS
2000
IEEE
15 years 11 months ago
Study of a Multilevel Approach to Partitioning for Parallel Logic Simulation
Parallel simulation techniques are often employed to meet the computational requirements of large hardware simulations in order to reduce simulation time. In addition, partitionin...
Swaminathan Subramanian, Dhananjai Madhava Rao, Ph...
ACMDIS
2000
ACM
15 years 11 months ago
Bridge for Buttons - A GUI Design Methodology Applied in Non-GUI Consumer Product Design
This paper describes the experience gained in the case study of adapting the Bridge, a GUI design method to the design of non-GUI interactive consumer products. An industrial desi...
Simo Säde, Katja Battarbee
LCTRTS
1999
Springer
15 years 11 months ago
Effective Exploitation of a Zero Overhead Loop Buffer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...
Gang-Ryung Uh, Yuhong Wang, David B. Whalley, Sanj...
IPPS
1998
IEEE
15 years 11 months ago
Rendering Computer Animations on a Network of Workstations
Rendering high-quality computer animations requires intensive computation, and therefore a large amount of time. One way to speed up this process is to devise rendering algorithms...
Timothy D. Davis, Edward W. Davis
ISPAN
1997
IEEE
15 years 11 months ago
RMESH Algorithms for Parallel String Matching
Abstract- String matching problem received much attention over the years due to its importance in various applications such as text/file comparison, DNA sequencing, search engines,...
Hsi-Chieh Lee, Fikret Erçal