Sciweavers

6111 search results - page 926 / 1223
» Time, Hardware, and Uniformity
Sort
View
FPL
2005
Springer
100views Hardware» more  FPL 2005»
16 years 7 days ago
Power and Area Optimization for Multiple Restricted Multiplication
This paper presents a design and optimization technique for the Multiple Restricted Multiplication problem [1]. This refers to a situation where a single variable is multiplied by...
Nalin Sidahao, George A. Constantinides, Peter Y. ...
SACRYPT
2005
Springer
138views Cryptology» more  SACRYPT 2005»
16 years 6 days ago
On the (Im)Possibility of Practical and Secure Nonlinear Filters and Combiners
A vast amount of literature on stream ciphers is directed to the cryptanalysis of LFSR-based filters and combiners, resulting in various attack models such as distinguishing attac...
An Braeken, Joseph Lano
ASPDAC
2004
ACM
97views Hardware» more  ASPDAC 2004»
16 years 4 days ago
Interconnect design methods for memory design
- This paper presents a solution to the problem of designing interconnects for memory devices. More precisely, it solves the automatic routing problem of memory peripheral circuits...
Chanseok Hwang, Massoud Pedram
ASPDAC
2004
ACM
104views Hardware» more  ASPDAC 2004»
16 years 4 days ago
A small-area high-performance 512-point 2-dimensional FFT single-chip processor
: A single-chip 512-point FFT processor is presented. This processor is based on the cached-memory architecture (CMA) with the resource-saving multidatapath radix-23 computation el...
Naoto Miyamoto, Leo Karnan, Kazuyuki Maruo, Koji K...
ASPDAC
2004
ACM
97views Hardware» more  ASPDAC 2004»
16 years 4 days ago
A cosynthesis algorithm for application specific processors with heterogeneous datapaths
Abstract- This paper proposes a hardwadsoftware cosynthesis algorithm for processors with heterogeneous registers. Given a CDFG correspondingto an application program and a timing ...
Yuichiro Miyaoka, Nozomu Togawa, Masao Yanagisawa,...