6111 search results - page 881 / 1223 » Time, Hardware, and Uniformity |
134
click to vote
FPL
2008
Springer
15 years 8 months ago
2008
Springer
While there have been many reported implementations of Networks-on-Chip (NoCs) on FPGAs, they have not seen the same acceptance as NoCs on ASICs. One reason is that communication ...
142
Voted
FPL
2008
Springer
15 years 8 months ago
2008
Springer
In multi-context Dynamically Reconfigurable Processor Array (DRPA), the required number of contexts is often increased by those with low resource usage. In order to execute such c...
191
click to vote
ISLPED
2007
ACM
15 years 8 months ago
2007
ACM
Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) ...
161
click to vote
ISLPED
2007
ACM
15 years 8 months ago
2007
ACM
This paper presents a power reduction mechanism for the write operation in register files (RegFiles), which adds a conditional charge-sharing structure to the pair of complementar...
175
click to vote
ISPD
2007
ACM
15 years 8 months ago
2007
ACM
Traditionally, research in global placement has focused on relatively few simple metrics, such as pure wirelength or routability estimates. However, in the real world today, desig...