6111 search results - page 874 / 1223 » Time, Hardware, and Uniformity |
186
click to vote
ISLPED
1995
ACM
15 years 10 months ago
1995
ACM
We will present a power estimation technique for digital integrated circuits that operates at the register transfer level RTL . Such a high-level power estimation capability is r...
206
click to vote
MICRO
1995
IEEE
15 years 10 months ago
1995
IEEE
Instruction Level Parallelism (ILP) speedups of an order-of-magnitude or greater may be possible using the techniques described herein. Traditional speculative code execution is t...
183
click to vote
ICCAD
1994
IEEE
15 years 10 months ago
1994
IEEE
We present a new min-cut based placement algorithm for large scale sea-of-gates arrays. In the past all such algorithms used a xed cut line sequence that is determined before min...
171
click to vote
SIGMETRICS
1991
ACM
15 years 10 months ago
1991
ACM
Prior to this work, all implementations of stack simulation [MGS70] required more than linear time to process an address trace. In particular these implementations are often slow ...
175
click to vote
CARDIS
2010
Springer
15 years 10 months ago
2010
Springer
This paper establishes a novel model for RFID schemes where readers are not continuously connected to the back office, but only periodically. Furthermore, adversaries are not only ...