Sciweavers

6111 search results - page 863 / 1223
» Time, Hardware, and Uniformity
Sort
View
MSS
1993
IEEE
62views Hardware» more  MSS 1993»
15 years 11 months ago
Striped Tape Arrays
A growing number of applications require high capacity, high throughput tertiary storage systems 1 2 . We are investigating how data striping ideas apply to arrays of magnetic tap...
Ann L. Drapeau, Randy H. Katz
ISCA
1994
IEEE
80views Hardware» more  ISCA 1994»
15 years 11 months ago
A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors
This paper presents an examination of different cache and processor configurations assuming transistor densities will continue to increase as they have in the past. While in the s...
Matthew K. Farrens, Gary S. Tyson, Andrew R. Plesz...
ISCAS
1994
IEEE
60views Hardware» more  ISCAS 1994»
15 years 11 months ago
A Comparison of First and Second Generation Switched-Current Cells
The Switched-Current SI technique is a circuit method that enables analog sampled-data circuits to be realized with a standard digital CMOS process. At this time it is fair to say...
Peter M. Sinn, Gordon W. Roberts
CPE
1994
Springer
170views Hardware» more  CPE 1994»
15 years 11 months ago
Automatic Scalability Analysis of Parallel Programs Based on Modeling Techniques
When implementingparallel programs forparallel computer systems the performancescalability of these programs should be tested and analyzed on different computer configurations and...
Allen D. Malony, Vassilis Mertsiotakis, Andreas Qu...
ASPLOS
1992
ACM
15 years 11 months ago
Efficient Superscalar Performance Through Boosting
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
Michael D. Smith, Mark Horowitz, Monica S. Lam