6111 search results - page 849 / 1223 » Time, Hardware, and Uniformity |
211
click to vote
ASPDAC
2000
ACM
15 years 11 months ago
2000
ACM
Multilevel Fiduccia-Mattheyses MLFM hypergraph partitioning 3, 22, 24 is a fundamental optimization in VLSI CAD physical design. The leading implementation, hMetis 23 , has sinc...
154
click to vote
ISLPED
2000
ACM
15 years 11 months ago
2000
ACM
Memory-processor integration o ers new opportunities for reducing the energy of a system. In the case of embedded systems, one solution consists of mapping the most frequently acc...
161
click to vote
ISLPED
2000
ACM
15 years 11 months ago
2000
ACM
In this paper we present a completely on-chip voltage regulation technique which promises to adjust the degree of voltage regulation in a digital logic chip in the face of process...
188
click to vote
ISPD
2000
ACM
15 years 11 months ago
2000
ACM
500+ MHz designs using deep-submicron (DSM) copper interconnects require accurate and efficient modeling of cladding-metals’ frequency-dependent impedance [1]. In this paper, fo...
168
click to vote
ISPD
2000
ACM
15 years 11 months ago
2000
ACM
In this paper we present a repeater block planning algorithm for interconnect-centric floorplanning. We introduce the concept of independent feasible regions for repeaters and der...