6111 search results - page 847 / 1223 » Time, Hardware, and Uniformity |
169
click to vote
ISCA
2000
IEEE
15 years 11 months ago
2000
IEEE
While architects understandhow to build cost-effective parallel machines across a wide spectrum of machine sizes (ranging from within a single chip to large-scale servers), the re...
210
click to vote
ISSS
2000
IEEE
15 years 11 months ago
2000
IEEE
Various system-level core-based power evaluation approaches for core types like microprocessors, caches, main memories, and buses, have been proposed in the past. Approaches for o...
159
click to vote
MICRO
2000
IEEE
15 years 11 months ago
2000
IEEE
Modern microprocessors employ increasingly complicated branch predictors to achieve instruction fetch bandwidth that is sufficient for wide out-of-order execution cores. While ex...
185
click to vote
MICRO
2000
IEEE
15 years 11 months ago
2000
IEEE
Selective dynamic compilation systems, typically driven by annotations that identify run-time constants, can achieve significant program speedups. However, manually inserting ann...
134
click to vote
MSS
2000
IEEE
15 years 11 months ago
2000
IEEE
— We examine the primary challenges for building a practical and competitive holographic random access memory (HRAM) system, specifically size, speed, and cost. We show that a fa...