Sciweavers

6111 search results - page 830 / 1223
» Time, Hardware, and Uniformity
Sort
View
WEA
2005
Springer
109views Algorithms» more  WEA 2005»
16 years 12 days ago
Synchronization Fault Cryptanalysis for Breaking A5/1
Abstract. A5/1 pseudo-random bit generator, known from GSM networks, potentially might be used for different purposes, such as secret hiding during cryptographic hardware testing, ...
Marcin Gomulkiewicz, Miroslaw Kutylowski, Heinrich...
ISPD
2004
ACM
171views Hardware» more  ISPD 2004»
16 years 11 days ago
Structured ASIC, evolution or revolution?
This paper describes the structured ASIC technology and impacts to the implementation flow. With an optimized and programmable structure, the structured ASIC technology indeed int...
Kun-Cheng Wu, Yu-Wen Tsai
ISPD
2004
ACM
126views Hardware» more  ISPD 2004»
16 years 11 days ago
Recursive bisection based mixed block placement
Many current designs contain a large number of standard cells intermixed with larger macro blocks. The range of size in these “mixed block” designs complicates the placement p...
Ateen Khatkhate, Chen Li 0004, Ameya R. Agnihotri,...
SIGOPSE
2004
ACM
16 years 11 days ago
QoS for internet services: done right
In this paper we argue that the best approach to providing Quality of Service (QoS) guarantees to current Internet services is to use admission control and traffic shaping techni...
Josep M. Blanquer, Antoni Batchelli, Klaus E. Scha...
FPGA
2004
ACM
136views FPGA» more  FPGA 2004»
16 years 10 days ago
Active leakage power optimization for FPGAs
We consider active leakage power dissipation in FPGAs and present a “no cost” approach for active leakage reduction. It is well-known that the leakage power consumed by a digi...
Jason Helge Anderson, Farid N. Najm, Tim Tuan