6111 search results - page 790 / 1223 » Time, Hardware, and Uniformity |
165
click to vote
ICCD
2004
IEEE
16 years 4 months ago
2004
IEEE
This paper proposes a new formalism for layout-driven optimization of datapaths. It is based on preserving an arithmetic bit level representation of the arithmetic circuit portion...
173
click to vote
ICCD
2004
IEEE
16 years 4 months ago
2004
IEEE
The increasing clock frequencies in high-end industrial circuits bring new routing challenges that can not be handled by traditional algorithms. An important design automation pro...
166
click to vote
ICCD
2004
IEEE
16 years 4 months ago
2004
IEEE
This paper proposes a power-aware cache block allocation algorithm for the way-selective setassociative cache on embedded systems to reduce energy consumption without additional d...
202
click to vote
ICCD
2002
IEEE
16 years 4 months ago
2002
IEEE
— In this paper, we present a new interconnect delay model called Fitted Elmore delay (FED). FED is generated by approximating Hspice delay data using a curve fitting technique....
171
click to vote
ICCD
2002
IEEE
16 years 4 months ago
2002
IEEE
Low power design techniques have been employed for more than two decades, however an emerging problem is satisfying the test power constraints for avoiding destructive test and im...