6111 search results - page 768 / 1223 » Time, Hardware, and Uniformity |
186
click to vote
DAC
2003
ACM
16 years 8 months ago
2003
ACM
Conventionally, microarchitecture designs are mainly guided by the maximum throughput (measured as IPC) and fail to evaluate the impact of architectural decisions on the physical ...
182
click to vote
DFT
2006
IEEE
16 years 1 months ago
2006
IEEE
1 High temperature has become a major problem for system-on-chip testing. In order to reduce the test time while keeping the temperature of the chip under test within a safe range,...
185
click to vote
SIGMETRICS
2004
ACM
16 years 15 days ago
2004
ACM
The Least Attained Service (LAS) scheduling policy, when used for scheduling packets over the bottleneck link of an Internet path, can greatly reduce the average flow time for sh...
171
click to vote
ICCD
2007
IEEE
16 years 4 months ago
2007
IEEE
We present new techniques for explicit constraint satisfaction in the incremental placement process. Our algorithm employs a Lagrangian Relaxation (LR) type approach in the analyt...
152
click to vote
ICCAD
2005
IEEE
16 years 4 months ago
2005
IEEE
The increasing variability of process parameters leads to substantial parametric yield losses due to timing and leakage power constraints. Leakage power is especially affected by ...