6111 search results - page 744 / 1223 » Time, Hardware, and Uniformity |
193
click to vote
ASPDAC
2004
ACM
16 years 18 days ago
2004
ACM
As the process technology advances into the deep submicron era, interconnect plays a dominant role in determining circuit performance and signal integrity. Buffer insertion is one...
183
click to vote
ASPDAC
2004
ACM
16 years 18 days ago
2004
ACM
As gate delays decrease faster than wire delays for each technology generation, buffer insertion becomes a popular method to reduce the interconnect delay. Several modern buffer in...
223
click to vote
EMSOFT
2004
Springer
16 years 16 days ago
2004
Springer
Basic retiming is an algorithm originally developed for hardware optimization. Software pipelining is a technique proposed to increase instruction-level parallelism for parallel p...
188
click to vote
SAMOS
2004
Springer
16 years 15 days ago
2004
Springer
— Architectural resources and program recurrences are the main limitations to the amount of Instruction-Level Parallelism (ILP) exploitable from loops, the most time-consuming pa...
195
click to vote
ISCAS
2003
IEEE
16 years 13 days ago
2003
IEEE
In this paper, we present a precise characterization of the existence of a convergent transfer subgraph in an edge colored directed acyclic graph. Based on the characterization, l...