6111 search results - page 694 / 1223 » Time, Hardware, and Uniformity |
177
click to vote
ICCAD
2008
IEEE
16 years 4 months ago
2008
IEEE
Abstract—On-chip power density and temperature are rising exponentially with decreasing feature sizes. This alarming trend calls for temperature management at every level of syst...
156
click to vote
ICCAD
2005
IEEE
16 years 4 months ago
2005
IEEE
— One of the critical goals in code optimization for MPSoC architectures is to minimize the number of off-chip memory accesses. This is because such accesses can be extremely cos...
192
click to vote
ICCAD
2004
IEEE
16 years 4 months ago
2004
IEEE
Closed formed expressions for buffered interconnect delay approximation have been around for some time. However, previous approaches assume that buffers are free to be placed anyw...
208
click to vote
ICCAD
2002
IEEE
16 years 4 months ago
2002
IEEE
─ In this paper, we present Forge, an optimal algorithm for gate sizing using the Elmore delay model. The algorithm utilizes Lagrangian relaxation with a fast gradient-based pre-...
178
click to vote
ICCAD
2001
IEEE
16 years 4 months ago
2001
IEEE
tems. STARS manipulates abstract representations of system components to obtain upper bounds on the number of various events in the system, as well as a bound on the response time....