Sciweavers

6111 search results - page 651 / 1223
» Time, Hardware, and Uniformity
Sort
View
234
Voted
ASYNC
1997
IEEE
140views Hardware» more  ASYNC 1997»
15 years 11 months ago
The Design and Verification of A High-Performance Low-Control-Overhead Asynchronous Differential Equation Solver
Abstract-This paper describes the design and verification of a high-performance asynchronous differential equation solver benchmark circuit. The design has low control overhead whi...
Kenneth Y. Yun, Ayoob E. Dooply, Julio Arceo, Pete...
178
Voted
PACS
2000
Springer
110views Hardware» more  PACS 2000»
15 years 11 months ago
Compiler-Directed Dynamic Frequency and Voltage Scheduling
Dynamic voltage and frequency scaling has been identified as one of the most effective ways to reduce power dissipation. This paper discusses a compilation strategy that identifies...
Chung-Hsing Hsu, Ulrich Kremer, Michael S. Hsiao
ASPDAC
1995
ACM
85views Hardware» more  ASPDAC 1995»
15 years 11 months ago
High-level synthesis scheduling and allocation using genetic algorithms
In this article a scheduling method is presented which is capable of allocating supplementary resources during scheduling. This makes it very suitable in synthesis strategies base...
Marc J. M. Heijligers, L. J. M. Cluitmans, Jochen ...
168
Voted
ICCD
1995
IEEE
51views Hardware» more  ICCD 1995»
15 years 11 months ago
Implementing a STARI chip
STARI is a high-speed signaling technique that uses both synchronous and self-timed circuits. To demonstrate STARI, a chip has been fabricated using the MOSIS 2 CMOS process. In a...
Mark R. Greenstreet
175
Voted
ICCD
1995
IEEE
85views Hardware» more  ICCD 1995»
15 years 11 months ago
A high-performance asynchronous SCSI controller
We describe thedesign of a high performance asynchronous SCSI Small Computer Systems Interface controller data path and the associated control circuits. The data path is an asyn...
Kenneth Y. Yun, David L. Dill