Sciweavers

6111 search results - page 644 / 1223
» Time, Hardware, and Uniformity
Sort
View
FPL
2009
Springer
132views Hardware» more  FPL 2009»
15 years 11 months ago
Binary Synthesis with multiple memory banks targeting array references
High-Level Synthesis (HLS) is the field of transforming a high-level programming language, such as C, into a register transfer level(RTL) description of the design. In HLS, Binary...
Yosi Ben-Asher, Nadav Rotem
AHS
2006
IEEE
145views Hardware» more  AHS 2006»
15 years 11 months ago
The Gannet Service-Based SoC: A Service-level Reconfigurable Architecture
We propose a novel type of dynamically reconfigurable System-on-Chip architecture, the Gannet service-based architecture. This novel concept addresses the issue of systemlevel rec...
Wim Vanderbauwhede
ASAP
2004
IEEE
171views Hardware» more  ASAP 2004»
15 years 11 months ago
CHARMED: A Multi-Objective Co-Synthesis Framework for Multi-Mode Embedded Systems
In this paper, we present a modular co-synthesis framework called CHARMED that solves the problem of hardware-software co-synthesis of periodic, multi-mode, distributed, embedded ...
Vida Kianzad, Shuvra S. Bhattacharyya
ASPDAC
2004
ACM
132views Hardware» more  ASPDAC 2004»
15 years 11 months ago
On handling arbitrary rectilinear shape constraint
Non-rectangular (rectilinear) shape occurs very often in deep submicron floorplanning. Most previous algorithms are designed to handle only convex rectilinear blocks. However, han...
Xiaoping Tang, Martin D. F. Wong
APCCAS
2006
IEEE
206views Hardware» more  APCCAS 2006»
15 years 11 months ago
On the Properties And Design of Stable IIR Transfer Functions Generated Using Fibonnaci Numbers
This paper considers z-domain transfer functions whose denominator polynomial possesses the property that the coefficient of zi is greater than the coefficient of zi-1 . Such trans...
Christian S. Gargour, Venkat Ramachandran, Ravi P....