Sciweavers

6111 search results - page 642 / 1223
» Time, Hardware, and Uniformity
Sort
View
ITC
1992
IEEE
76views Hardware» more  ITC 1992»
15 years 11 months ago
A Small Test Generator for Large Designs
In this paper we report an automatic test pattern generator that can handle designs with one million gates or more on medium size workstations. Run times and success rates, i.e. t...
Sandip Kundu, Leendert M. Huisman, Indira Nair, Vi...
DAC
1989
ACM
15 years 11 months ago
Scheduling and Binding Algorithms for High-Level Synthesis
- New algorithms for high-level synthesis are presented. The first performs scheduling under hardware resource constraints and improves on commonly used list scheduling techniques ...
Pierre G. Paulin, John P. Knight
146
Voted
ICCAD
1990
IEEE
57views Hardware» more  ICCAD 1990»
15 years 11 months ago
Floorplanning with Pin Assignment
We present a hierarchicaltechniquefor floorplanning and pin assignment of the general cell layouts. Given a set of cells with their shape lists, a layout aspect ratio, relative po...
Massoud Pedram, Malgorzata Marek-Sadowska, Ernest ...
AICCSA
2007
IEEE
99views Hardware» more  AICCSA 2007»
15 years 11 months ago
Quine-McCluskey Classification
In this paper the Karnaugh and Quine-McCluskey methods are used for symbolic classification problem, and then these methods are compared with other famous available methods. Becau...
Javad Safaei, Hamid Beigy
ASPDAC
2007
ACM
144views Hardware» more  ASPDAC 2007»
15 years 11 months ago
Control-Flow Aware Communication and Conflict Analysis of Parallel Processes
In this paper, we present an approach for control-flow aware communication and conflict analysis of systems of parallel communicating processes. This approach allows to determine ...
Axel Siebenborn, Alexander Viehl, Oliver Bringmann...