Sciweavers

6111 search results - page 638 / 1223
» Time, Hardware, and Uniformity
Sort
View
ICCAD
1997
IEEE
127views Hardware» more  ICCAD 1997»
15 years 11 months ago
OPTIMIST: state minimization for optimal 2-level logic implementation
We present a novel method for state minimization of incompletely-specified finite state machines. Where classic methods simply minimize the number of states, ours directly addre...
Robert M. Fuhrer, Steven M. Nowick
ICCAD
1997
IEEE
131views Hardware» more  ICCAD 1997»
15 years 11 months ago
COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits
Maximum instantaneous power in VLSI circuits has a great impact on circuit's reliability and the design of power and ground lines. To synthesizehighlyreliablesystems,accurate...
Chuan-Yu Wang, Kaushik Roy
169
Voted
ISCA
1997
IEEE
98views Hardware» more  ISCA 1997»
15 years 11 months ago
Prefetching Using Markov Predictors
Prefetching is one approach to reducing the latency of memory operations in modern computer systems. In this paper, we describe the Markov prefetcher. This prefetcher acts as an i...
Doug Joseph, Dirk Grunwald
160
Voted
ISMVL
1997
IEEE
82views Hardware» more  ISMVL 1997»
15 years 11 months ago
Finding Composition Trees for Multiple-Valued Functions
The composition tree of a given function, when it exists, provides a representation of the function revealing all possible disjunctive decompositions, thereby suggesting a realiza...
Elena Dubrova, Jon C. Muzio, Bernhard von Stengel
VTS
1997
IEEE
90views Hardware» more  VTS 1997»
15 years 11 months ago
SHOrt voltage elevation (SHOVE) test for weak CMOS ICs
A stress procedure for reliability screening, SHOrt Voltage Elevation (SHOVE) test, is analyzed here. During SHOVE, test vectors are run at higher-than-normal supply voltage for a...
Jonathan T.-Y. Chang, Edward J. McCluskey