6111 search results - page 637 / 1223 » Time, Hardware, and Uniformity |
192
Voted
ASPDAC
1998
ACM
15 years 11 months ago
1998
ACM
Abstract -- This paper describes the use of a hierarchical design representation standard, CHDStd, as part of the architecture of the Chip Hierarchical Design System (CHDS). Detail...
148
Voted
ASPDAC
1998
ACM
15 years 11 months ago
1998
ACM
-- The logic construction of a double-edge-triggered (DET) flip-flop, which can receive input signal at two levels of the clock, is analyzed and a new circuit design of CMOS DET fl...
188
click to vote
ISLPED
1998
ACM
15 years 11 months ago
1998
ACM
In this paper we propose a set of rules for consistent estimation of the real performance and power features of the latch and flip-flop structures. A new simulation and optimizati...
194
click to vote
FPGA
1998
ACM
15 years 11 months ago
1998
ACM
Current reconfigurable systems suffer from a significant overhead due to the time it takes to reconfigure their hardware. In order to deal with this overhead, and increase the com...
184
click to vote
DATE
1997
IEEE
15 years 11 months ago
1997
IEEE
A target structure for implementing fast edge-triggered control units is presented. In many cases, the proposed controller is faster than a one-hot encoded structure as its correc...