6111 search results - page 632 / 1223 » Time, Hardware, and Uniformity |
183
Voted
ISLPED
2000
ACM
15 years 11 months ago
2000
ACM
The power consumption of mixed-signal systems featured by an analog front-end, a digital back-end, and with signal processing tasks that can be computed with multiplications and a...
157
Voted
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
We present a Pareto efficient design method for multi-dimensional optimization of run-time reconfigurable streaming applications on CPU/FPGA platforms, which automatically allocate...
195
click to vote
DATE
1999
IEEE
15 years 11 months ago
1999
IEEE
We propose a conceptual framework, called the Rugby Model, in which designs, design processes and design tools can be studied. It is an extension of the Y chart and adds two dimen...
169
Voted
ISLPED
1999
ACM
15 years 11 months ago
1999
ACM
Modern microprocessors employ one or two levels of on-chip cachesto bridge the burgeoning speeddisparities between the processor and the RAM. These SRAM caches are a major source ...
206
Voted
DATE
1999
IEEE
15 years 11 months ago
1999
IEEE
Test application time is an important factor in the overall cost of VLSI chip testing. We present a new ATPG approach for generating compact test sequences for sequential circuits...