Sciweavers

6111 search results - page 629 / 1223
» Time, Hardware, and Uniformity
Sort
View
DATE
2000
IEEE
128views Hardware» more  DATE 2000»
15 years 12 months ago
A Bus Delay Reduction Technique Considering Crosstalk
As the CMOS technology scaled down, the horizontal coupling capacitance between adjacent wires plays dominant part in wire load, crosstalk interference becomes a serious problem f...
Kei Hirose, Hiroto Yasuura
DATE
2000
IEEE
121views Hardware» more  DATE 2000»
15 years 12 months ago
Composite Signal Flow: A Computational Model Combining Events, Sampled Streams, and Vectors
The composite signal flow model of computation targets systems with significant control and data processing parts. It builds on the data flow and synchronous data flow models ...
Axel Jantsch, Per Bjuréus
DATE
2000
IEEE
103views Hardware» more  DATE 2000»
15 years 12 months ago
Protocol Stack-Based Telecom-Emulator
The paper describes the concept and implementation of a telecom emulator that features both recon gurability and high-speed processing. The emulator can be easily transmuted into ...
Takahiro Murooka, Toshiaki Miyazaki
DATE
2000
IEEE
83views Hardware» more  DATE 2000»
15 years 12 months ago
Predicting Coupled Noise in RC Circuits
A novel method which can be regarded as the noisecounterpart of the celebrated Elmore’s delay formula— both being based on the first two moments of the network’s transfer fu...
Bernard N. Sheehan
EUROMICRO
2000
IEEE
15 years 12 months ago
Formal Coverification of Embedded Systems Using Model Checking
The complexity of embedded systems is increasing rapidly. In consequence, new verification techniques that overcome the limitations of traditional methods and are suitable for har...
Luis Alejandro Cortés, Petru Eles, Zebo Pen...