Sciweavers

6111 search results - page 628 / 1223
» Time, Hardware, and Uniformity
Sort
View
ICES
2001
Springer
100views Hardware» more  ICES 2001»
15 years 12 months ago
Evolutionary Design Calibration
Abstract. Evolutionary methods are now beginning to be used routinely in design applications. However, even with computing speeds growing continuously, for many complex design prob...
Thorsten Schnier, Xin Yao
DATE
2000
IEEE
113views Hardware» more  DATE 2000»
15 years 12 months ago
MASCOT: A Specification and Cosimulation Method Integrating Data and Control Flow
We integrate data and control flow at the system specification level, using the two specialized and well established languages Matlab and SDL. For this we provide a modeling techn...
Per Bjuréus, Axel Jantsch
DATE
2000
IEEE
139views Hardware» more  DATE 2000»
15 years 12 months ago
A VHDL Error Simulator for Functional Test Generation
This paper describes an efficient error simulator able to analyze functional VHDL descriptions. The proposed simulation environment can be based on commercial VHDL simulators. Al...
Alessandro Fin, Franco Fummi
DATE
2000
IEEE
87views Hardware» more  DATE 2000»
15 years 12 months ago
Multi-Node Static Logic Implications for Redundancy Identification
This paper presents a method for redundancy identification (RID) using multi-node logic implications. The algorithm discovers a large number of direct and indirect implications b...
Kabir Gulrajani, Michael S. Hsiao
DATE
2000
IEEE
90views Hardware» more  DATE 2000»
15 years 12 months ago
Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design
We present a technique for fast estimation of the power consumed by the cache and bus sub-system of a parameterized system-on-a-chip design for a given application. The technique ...
Jörg Henkel, Tony Givargis, Frank Vahid