Sciweavers

6111 search results - page 616 / 1223
» Time, Hardware, and Uniformity
Sort
View
TEAA
2005
Springer
105views Hardware» more  TEAA 2005»
16 years 28 days ago
An Efficient Zoning Technique for Multi-dimensional Access Methods
Abstract. In emerging database applications that deal with large sets of multidimensional data, the performance of the query system significantly depends on the performance of its ...
Byunggu Yu, Seon Ho Kim
AES
2004
Springer
190views Cryptology» more  AES 2004»
16 years 26 days ago
Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results
Abstract. When cryptosystems are being used in real life, hardware and software implementations themselves present a fruitful field for attacks. Side channel attacks exploit infor...
Elena Trichina, Tymur Korkishko, Kyung-Hee Lee
FPL
2004
Springer
112views Hardware» more  FPL 2004»
16 years 25 days ago
Automating the Layout of Reconfigurable Subsystems via Template Reduction
When designing SoCs, a unique opportunity exists to generate custom FPGA architectures that are specific to the application domain in which the device will be used. The inclusion o...
Shawn Phillips, Akshay Sharma, Scott Hauck
ASYNC
2003
IEEE
97views Hardware» more  ASYNC 2003»
16 years 23 days ago
Energy and Performance Models for Clocked and Asynchronous Communication
Parameterized first-order models for throughput, energy, and bandwidth are presented in this paper. Models are developed for many common pipeline methodologies, including clocked...
Kenneth S. Stevens
ATS
2003
IEEE
151views Hardware» more  ATS 2003»
16 years 23 days ago
BDD Based Synthesis of Symmetric Functions with Full Path-Delay Fault Testability
A new technique for synthesizing totally symmetric Boolean functions is presented that achieves complete robust path delay fault testability. We apply BDDs for the synthesis of sy...
Junhao Shi, Görschwin Fey, Rolf Drechsler