Sciweavers

6111 search results - page 1037 / 1223
» Time, Hardware, and Uniformity
Sort
View
ICCAD
1999
IEEE
148views Hardware» more  ICCAD 1999»
15 years 11 months ago
SAT based ATPG using fast justification and propagation in the implication graph
In this paper we present new methods for fast justification and propagation in the implication graph (IG) which is the core data structure of our SAT based implication engine. As ...
Paul Tafertshofer, Andreas Ganz
ISCA
1999
IEEE
124views Hardware» more  ISCA 1999»
15 years 10 months ago
The Block-Based Trace Cache
The trace cache is a recently proposed solution to achieving high instruction fetch bandwidth by buffering and reusing dynamic instruction traces. This work presents a new block-b...
Bryan Black, Bohuslav Rychlik, John Paul Shen
MICRO
1999
IEEE
105views Hardware» more  MICRO 1999»
15 years 10 months ago
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Building a high-performance microprocessor presents many reliability challenges. Designers must verify the correctness of large complex systems and construct implementations that ...
Todd M. Austin
HIPC
1999
Springer
15 years 10 months ago
Microcaches
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
David May, Dan Page, James Irwin, Henk L. Muller
ITC
1998
IEEE
174views Hardware» more  ITC 1998»
15 years 10 months ago
High volume microprocessor test escapes, an analysis of defects our tests are missing
This paper explores defects found in a high volume microprocessor when shipping at a low defect level. A brief description of the manufacturing flow along with definition of DPM i...
Wayne M. Needham, Cheryl Prunty, Yeoh Eng Hong
« Prev « First page 1037 / 1223 Last » Next »