Sciweavers

6111 search results - page 1029 / 1223
» Time, Hardware, and Uniformity
Sort
View
ISCA
2005
IEEE
181views Hardware» more  ISCA 2005»
16 years 4 days ago
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
Evan Speight, Hazim Shafi, Lixin Zhang, Ramakrishn...
ISCA
2005
IEEE
134views Hardware» more  ISCA 2005»
16 years 4 days ago
A High Throughput String Matching Architecture for Intrusion Detection and Prevention
Network Intrusion Detection and Prevention Systems have emerged as one of the most effective ways of providing security to those connected to the network, and at the heart of alm...
Lin Tan, Timothy Sherwood
MICRO
2005
IEEE
113views Hardware» more  MICRO 2005»
16 years 4 days ago
Thermal Management of On-Chip Caches Through Power Density Minimization
Various architectural power reduction techniques have been proposed for on-chip caches in the last decade. In this paper, we first show that these power reduction techniques can b...
Ja Chun Ku, Serkan Ozdemir, Gokhan Memik, Yehea I....
SBACPAD
2005
IEEE
176views Hardware» more  SBACPAD 2005»
16 years 4 days ago
Analyzing and Improving Clustering Based Sampling for Microprocessor Simulation
The time required to simulate a complete benchmark program using the cycle-accurate model of a microprocessor can be prohibitively high. One of the proposed methodologies, represe...
Yue Luo, Ajay Joshi, Aashish Phansalkar, Lizy Kuri...
SIGMETRICS
2005
ACM
120views Hardware» more  SIGMETRICS 2005»
16 years 3 days ago
Automatic measurement of memory hierarchy parameters
The running time of many applications is dominated by the cost of memory operations. To optimize such applications for a given platform, it is necessary to have a detailed knowled...
Kamen Yotov, Keshav Pingali, Paul Stodghill
« Prev « First page 1029 / 1223 Last » Next »