Sciweavers

6111 search results - page 1002 / 1223
» Time, Hardware, and Uniformity
Sort
View
ICPP
2002
IEEE
15 years 11 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
INFOCOM
2002
IEEE
15 years 11 months ago
Towards Simple, High-performance Schedulers for High-aggregate Bandwidth Switches
— High-aggregate bandwidth switches are those whose port count multiplied by the operating line rate is very high; for example, a 30 port switch operating at 40 Gbps or a 1000 po...
Paolo Giaccone, Balaji Prabhakar, Devavrat Shah
CODES
2009
IEEE
15 years 11 months ago
Native MPSoC co-simulation environment for software performance estimation
Performance estimation of Multi-Processor System-On-Chip (MPa high abstraction level is required in order to perform early architecture exploration and accurate design validations...
Patrice Gerin, Mian Muhammad Hamayun, Fréd&...
RTCSA
1995
IEEE
15 years 10 months ago
A timeliness-guaranteed kernel model-DREAM kernel-and implementation techniques
: An essential building-block for construction of future real-time computer systems (RTCS’s) is a timeliness-guaranteed operating system. The first co-author recently formulated ...
K. H. (Kane) Kim, Luiz F. Bacellar, Yuseok Kim, Ch...
BMCBI
2011
14 years 10 months ago
Faster Smith-Waterman database searches with inter-sequence SIMD parallelisation
Background: The Smith-Waterman algorithm for local sequence alignment is more sensitive than heuristic methods for database searching, but also more time-consuming. The fastest ap...
Torbjørn Rognes
« Prev « First page 1002 / 1223 Last » Next »