Sciweavers

1476 search results - page 205 / 296
» Three-dimensional integrated circuits
Sort
View
TNN
2008
95views more  TNN 2008»
15 years 5 months ago
Minimizing the Effect of Process Mismatch in a Neuromorphic System Using Spike-Timing-Dependent Adaptation
Abstract--This paper investigates whether spike-timing-dependent plasticity (STDP) can minimize the effect of mismatch within the context of a depth-from-motion algorithm. To impro...
Katherine Cameron, Alan Murray
DATE
2010
IEEE
132views Hardware» more  DATE 2010»
15 years 4 months ago
Differential Power Analysis enhancement with statistical preprocessing
—Differential Power Analysis (DPA) is a powerful Side-Channel Attack (SCA) targeting as well symmetric as asymmetric ciphers. Its principle is based on a statistical treatment of...
Victor Lomné, Amine Dehbaoui, Philippe Maur...
TCAD
2010
106views more  TCAD 2010»
15 years 4 months ago
Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies
—With the scaling of complementary metal–oxide– semiconductor (CMOS) technology into the nanometer regime, the overshooting effect due to the input-to-output coupling capacit...
Zhangcai Huang, Atsushi Kurokawa, Masanori Hashimo...
ERSA
2009
147views Hardware» more  ERSA 2009»
15 years 3 months ago
Fault Avoidance in Medium-Grain Reconfigurable Hardware Architectures
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
Kylan Robinson, José G. Delgado-Frias
ETS
2009
IEEE
98views Hardware» more  ETS 2009»
15 years 3 months ago
Increasing Robustness of SAT-based Delay Test Generation Using Efficient Dynamic Learning Techniques
Due to the increased speed in modern designs, testing for delay faults has become an important issue in the postproduction test of manufactured chips. A high fault coverage is nee...
Stephan Eggersglüß, Rolf Drechsler