2514 search results - page 236 / 503 » The use of industrial-strength formal methods |
194
click to vote
FORMATS
2007
Springer
15 years 10 months ago
2007
Springer
Abstract. We describe a partial order reduction technique for a realtime component model. Components are described as timed automata with data ports, which can be composed in stati...
151
click to vote
SAS
2010
Springer
15 years 5 months ago
2010
Springer
We describe Deskcheck, a parametric static analyzer that is able to establish properties of programs that manipulate dynamically allocated memory, arrays, and integers. Deskcheck c...
199
click to vote
FMICS
2006
Springer
15 years 10 months ago
2006
Springer
Abstract. We present experiences from a case study where a model-based approach to black-box testing is applied to verify that a Wireless Application Protocol (WAP) gateway conform...
170
click to vote
ASE
2008
15 years 6 months ago
2008
Model checkers were originally developed to support the formal verification of high-level design models of distributed system designs. Over the years, they have become unmatched in...
154
click to vote
MICRO
2008
IEEE
15 years 6 months ago
2008
IEEE
Verification of chip multiprocessor memory systems remains challenging. While formal methods have been used to validate protocols, simulation is still the dominant method used to ...