4440 search results - page 82 / 888 » The space of design |
165
click to vote
GLVLSI
2003
IEEE
15 years 11 months ago
2003
IEEE
We propose an approach for reducing the energy consumption of address buses that targets both the switching and the crosstalk components of power dissipation. The method is based ...
185
click to vote
TWC
2008
15 years 6 months ago
2008
We combine space-time coding and transmit beamforming over multiple-antenna quasi-static fading channels using resolution-constrained channel state information at the transmitter ...
159
click to vote
ISCA
2010
IEEE
15 years 11 months ago
2010
IEEE
Power consumption has become a major constraint in the design of processors today. To optimize a processor for energyefficiency requires an examination of energy-performance trade...
174
click to vote
ICCD
2007
IEEE
16 years 3 months ago
2007
IEEE
Our objective was to determine the most energy efficient 64b static CMOS adder architecture, for a range of high-performance delay targets. We examine extensively carry-lookahead ...
179
click to vote
FMCAD
2008
Springer
15 years 8 months ago
2008
Springer
Post-silicon debug is the problem of determining what's wrong when the fabricated chip of a new design behaves incorrectly. This problem now consumes over half of the overall ...