Sciweavers

4440 search results - page 291 / 888
» The space of design
Sort
View
148
Voted
ISSS
2002
IEEE
142views Hardware» more  ISSS 2002»
15 years 11 months ago
Energy/Power Estimation of Regular Processor Arrays
We propose a high-level analytical model for estimating the energy and/or power dissipation in VLSI processor (systolic) array implementations of loop programs, particularly for i...
Sanjay V. Rajopadhye, Steven Derrien
ISMAR
2002
IEEE
15 years 11 months ago
Communication Behaviors of Co-Located Users in Collaborative AR Interfaces
We conducted two experiments comparing users’ communication behaviors of co-located users in collaborative augmented reality (AR) interfaces. In the first experiment, we compare...
Kiyoshi Kiyokawa, Mark Billinghurst, Sean Hayes, A...
EURODAC
1995
IEEE
117views VHDL» more  EURODAC 1995»
15 years 10 months ago
Performance-complexity analysis in hardware-software codesign for real-time systems
The paper presents an approach for performance and complexity analysis of hardware/software implementations for real-time systems on every stage of the partitioning. There are two...
Victor V. Toporkov
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
15 years 11 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...
ASYNC
2004
IEEE
98views Hardware» more  ASYNC 2004»
15 years 10 months ago
Synthesis of Speed Independent Circuits Based on Decomposition
This paper presents a decomposition method for speedindependent circuit design that is capable of significantly reducing the cost of synthesis. In particular, this method synthesi...
Tomohiro Yoneda, Hiroomi Onda, Chris J. Myers