3600 search results - page 626 / 720 » The settling-time reducibility ordering |
164
click to vote
FPGA
2009
ACM
16 years 1 months ago
2009
ACM
Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the inte...
174
click to vote
CCECE
2009
IEEE
16 years 1 months ago
2009
IEEE
A workstation requires a low-power design similar to a typical PC. In this paper we propose several strategies to reduce the power consumption of a workstation. First, we must com...
193
click to vote
CSE
2009
IEEE
16 years 1 months ago
2009
IEEE
—In this paper we present a design methodology for the identification and development of a suitable hardware platform (including dedicated hardware accelerators) for the data pl...
159
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
— BLAST is a very popular Computational Biology algorithm. Since it is computationally expensive it is a natural target for acceleration research, and many reconfigurable archite...
203
click to vote
GLVLSI
2009
IEEE
16 years 1 months ago
2009
IEEE
In this paper, we propose novel architectural and design techniques for three-dimensional field-programmable gate arrays (3D FPGAs) with Through-Silicon Vias (TSVs). We develop a...