3600 search results - page 612 / 720 » The settling-time reducibility ordering |
167
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
In this work, we propose a new paradigm called power emulation, which exploits hardware acceleration to drastically speedup power estimation. Power emulation is based on the obser...
155
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
el Predicate Abstraction and Refinement for Verifying RTL Verilog Himanshu Jain CMU SCS, Pittsburgh, PA 15213 Daniel Kroening ETH Z?urich, Switzerland Natasha Sharygina CMU SCS an...
186
click to vote
DAC
2005
ACM
16 years 7 months ago
2005
ACM
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
167
click to vote
DAC
2006
ACM
16 years 7 months ago
2006
ACM
Three-dimensional integrated circuits (3DICs) have the potential to reduce interconnect lengths and improve digital system performance. However, heat removal is more difficult in ...
185
click to vote
IPMI
2007
Springer
16 years 7 months ago
2007
Springer
A fully learning-based framework has been presented for deformable registration of MR brain images. In this framework, the entire brain is first adaptively partitioned into a numbe...