Sciweavers

3600 search results - page 573 / 720
» The settling-time reducibility ordering
Sort
View
ISCAS
2006
IEEE
90views Hardware» more  ISCAS 2006»
16 years 17 days ago
Phase measurement and adjustment of digital signals using random sampling technique
—This paper introduces a technique to measure and adjust the relative phase of on-chip high speed digital signals using a random sampling technique of inferential statistics. The...
Rashed Zafar Bhatti, Monty Denneau, Jeff Draper
SCAM
2006
IEEE
16 years 17 days ago
Stop-List Slicing
Traditional program slicing requires two parameters: a program location and a variable, or perhaps a set of variables, of interest. Stop-list slicing adds a third parameter to the...
Keith Gallagher, David Binkley, Mark Harman
ICCAD
2005
IEEE
132views Hardware» more  ICCAD 2005»
16 years 4 days ago
Battery optimization vs energy optimization: which to choose and when?
— Batteries are non-ideal energy sources – minimizing the energy consumption of a battery-powered system is not equivalent to maximizing its battery life. We propose an alterna...
Ravishankar Rao, Sarma B. K. Vrudhula
INFOCOM
2005
IEEE
16 years 4 days ago
Credit based fair scheduling for packet switched networks
With the rapid development of Internet multimedia applications, the next generation of networks is required to schedule not only the best effort traffic but also the traffic wit...
Deng Pan, Yuanyuan Yang
ISCA
2005
IEEE
117views Hardware» more  ISCA 2005»
16 years 4 days ago
Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization
The load-store unit is a performance critical component of a dynamically-scheduled processor. It is also a complex and non-scalable component. Several recently proposed techniques...
Amir Roth