Sciweavers

3600 search results - page 484 / 720
» The settling-time reducibility ordering
Sort
View
ARITH
1993
IEEE
15 years 11 months ago
An accurate LNS arithmetic unit using interleaved memory function interpolator
This paper describes a logarithmic number system (LNS) arithmetic unit using a new methodfor polynomial interpolation in hardware. The use of an interleaved memory reduces storage...
David M. Lewis
ICCAD
1994
IEEE
109views Hardware» more  ICCAD 1994»
15 years 10 months ago
Efficient breadth-first manipulation of binary decision diagrams
We propose new techniques for efficient breadth-first iterative manipulation of ROBDDs. Breadth-first iterative ROBDD manipulation can potentially reduce the total elapsed time by...
Pranav Ashar, Matthew Cheong
ICDE
2010
IEEE
290views Database» more  ICDE 2010»
15 years 10 months ago
The Model-Summary Problem and a Solution for Trees
Modern science is collecting massive amounts of data from sensors, instruments, and through computer simulation. It is widely believed that analysis of this data will hold the key ...
Biswanath Panda, Mirek Riedewald, Daniel Fink
VISUALIZATION
1993
IEEE
15 years 10 months ago
Rapid Exploration of Curvilinear Grids Using Direct Volume Rendering
Fast techniques for direct volume rendering over curvilinear grids of hexahedral cells are developed. This type of 3D grid is common in computational uid dynamics and nite element...
Allen Van Gelder, Jane Wilhelms
ITC
1994
IEEE
151views Hardware» more  ITC 1994»
15 years 10 months ago
Automated Logic Synthesis of Random-Pattern-Testable Circuits
Previous approaches to designing random pattern testable circuits use post-synthesis test point insertion to eliminate random pattern resistant (r.p.r.) faults. The approach taken...
Nur A. Touba, Edward J. McCluskey