Sciweavers

3600 search results - page 475 / 720
» The settling-time reducibility ordering
Sort
View
IEEEPACT
2000
IEEE
15 years 11 months ago
Instruction Scheduling for Clustered VLIW DSPs
Recent digital signal processors (DSPs) show a homogeneous VLIW-like data path architecture, which allows C compilers to generate efficient code. However, still some special rest...
Rainer Leupers
INFOCOM
2000
IEEE
15 years 11 months ago
Adaptive Proportional Routing: A Localized QoS Routing Approach
Abstract—Most of the QoS routing schemes proposed so far require periodic exchange of QoS state information among routers, imposing both communication overhead on the network and...
Srihari Nelakuditi, Zhi-Li Zhang, Rose P. Tsang
IPPS
2000
IEEE
15 years 11 months ago
A Mechanism for Speculative Memory Accesses Following Synchronizing Operations
In order to reduce the overhead of synchronizing operations of shared memory multiprocessors, this paper proposes a mechanism, named specMEM, to execute memory accesses following ...
Takayuki Sato, Kazuhiko Ohno, Hiroshi Nakashima
KBSE
2000
IEEE
15 years 11 months ago
Model Checking Programs
The majority of work carried out in the formal methods community throughout the last three decades has (for good reasons) been devoted to special languages designed to make it eas...
Willem Visser, Klaus Havelund, Guillaume P. Brat, ...
VTS
2000
IEEE
126views Hardware» more  VTS 2000»
15 years 11 months ago
Static Compaction Techniques to Control Scan Vector Power Dissipation
Excessive switching activity during scan testing can cause average power dissipation and peak power during test to be much higher than during normal operation. This can cause prob...
Ranganathan Sankaralingam, Rama Rao Oruganti, Nur ...