3600 search results - page 441 / 720 » The settling-time reducibility ordering |
180
click to vote
ASPDAC
2006
ACM
16 years 23 days ago
2006
ACM
Power consumption has gained much saliency in circuit design recently. One design problem is modelled as ”Under a timing constraint, to minimize power as much as possible”. Pr...
169
click to vote
ASPDAC
2006
ACM
16 years 23 days ago
2006
ACM
— Buffer insertion is an effective technique to reduce interconnect delay. In this paper, we give a simple O(mn) time algorithm for optimal buffer insertion, where m is the numbe...
213
click to vote
ISSTA
2006
ACM
16 years 22 days ago
2006
ACM
We present initial work on perturbation techniques that cause the manifestation of timing-related bugs in distributed memory Message Passing Interface (MPI)-based applications. Th...
186
click to vote
MINENET
2006
ACM
16 years 22 days ago
2006
ACM
Internet performance is an issue of great interest, but it is not trivial to measure. A number of commercial companies try to measure this, as does RIPE, and many individual Inter...
191
click to vote
SAC
2006
ACM
16 years 22 days ago
2006
ACM
CT As computing devices are getting smaller, we tend to bring them everywhere. Consequently the operating conditions of the devices are constantly changing (e.g. changing user requ...